COMP 303 Computer Architecture Lecture 6

MULTIPLY (unsigned)

Paper and pencil example (unsigned):

Multiplicand —	1000 = 8
Multiplier —	<u>x 1001 = 9</u>
	1000
	0000
	0000
	1000
Product →	01001000 = 72

- n bits x n bits = 2n bit product
- Binary makes it easy:
 - 0 => place 0 (0 x multiplicand)
 - 1 => place a copy (1 x multiplicand)
- 4 versions of multiply hardware & algorithm:
 - successive refinement

Unsigned shift-add multiplier (version 1)

 64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg



Multiplier = datapath + control



Observations on Multiply Version 1

- 1/2 bits in multiplicand always 0
 => 64-bit adder is wasted
- 0's inserted into the least significant bit of multiplicand as shifted => least significant bits of product never changed once formed
- Instead of shifting multiplicand to left, shift product to right.

MULTIPLY HARDWARE Version 2

 <u>32</u>-bit Multiplicand reg, <u>32</u>-bit ALU, 64-bit Product reg, 32-bit Multiplier reg







Observations on Multiply Version 2

- Product register wastes space that exactly matches size of multiplier
- Both Multiplier register and Product register require right shift
- Combine Multiplier register and Product register

MULTIPLY HARDWARE Version 3

32-bit Multiplicand reg, 32 -bit ALU, 64-bit Product reg,
 (0-bit Multiplier reg)





Observations on Multiply Version 3

- 2 steps per bit because Multiplier & Product combined
- MIPS registers Hi and Lo are left and right half of Product
- Gives us MIPS instruction MultU
- What about signed multiplication?
 - easiest solution is to make both positive & remember whether to complement product when done (leave out the sign bit, run for 31 steps)
 - Multiply algorithm 3 will work for signed numbers if partial products are sign-extended as shifted
 - Booth's Algorithm is elegant way to multiply signed numbers using same hardware as before and save cycles
 - can be modified to handle multiple bits at a time

Faster Multiplication

- Whether the multiplicant is to be added or not is known at the beginning of the operation
- Provide a 32-bit adder for each bit of the multiplier
- One input is the multiplicand ANDed with a multiplier bit and the other is the output of a prior adder.
- Speed: just the oerhead of a clock for each bit of the product. log₂(32)



Shifters

Two kinds:

logical-- value shifted in is always "0" "0"→ msb lsb ← "0"

arithmetic-- on right shifts, sign extend



Note: these are single bit shifts. A given instruction might request 0 to 32 bits to be shifted!

Combinational Shifter from MUXes



- What comes in the MSBs?
- How many levels for 32-bit shifter?

Unsigned Divide: Paper & Pencil



See how big a number can be subtracted, creating quotient
 bit on each step
 Binary => 1 * divisor or 0 * divisor
Dividend = Quotient x Divisor + Remainder
3 versions of divide, successive refinement

DIVIDE HARDWARE Version 1

 64-bit Divisor reg, 64-bit ALU, 64-bit Remainder reg, 32-bit Quotient reg





Observations on Divide Version 1

- 1/2 bits in divisor always 0
 > 1/2 of 64-bit adder is wasted
 > 1/2 of divisor is wasted
- Instead of shifting divisor to right, shift remainder to left?
- 1st step cannot produce a 1 in quotient bit (otherwise too big)
 => switch order to shift first and then subtract, can save 1 iteration

Divide: Paper & Pencil



 Notice that there is no way to get a 1 in leading digit! (this would be an overflow, since quotient would have n+1 bits)

DIVIDE HARDWARE Version 2

 <u>32</u>-bit Divisor reg, <u>32</u>-bit ALU, 64-bit Remainder reg, 32-bit Quotient reg





Observations on Divide Version 2

 Eliminate Quotient register by combining with Remainder as shifted left

- Start by shifting the Remainder left as before.
- Thereafter loop contains only two steps because the shifting of the Remainder register shifts both the remainder in the left half and the quotient in the right half
- The consequence of combining the two registers together and the new order of the operations in the loop is that the remainder will shifted left one time too many.
- Thus the final correction step must shift back only the remainder in the left half of the register

DIVIDE HARDWARE Version 3

32-bit Divisor reg, 32 -bit ALU, 64-bit Remainder reg,
 (0-bit Quotient reg)





Observations on Divide Version 3

- Same Hardware as Multiply: just need ALU to add or subtract, and 64-bit register to shift left or shift right
- Hi and Lo registers in MIPS combine to act as 64-bit register for multiply and divide
- Signed Divides: Simplest is to remember signs, make positive, and complement quotient and remainder if necessary
 - Note: Dividend and Remainder must have same sign
 - □ Note: Quotient negated if Divisor sign & Dividend sign disagree e.g., $-7 \div 2 = -3$, remainder = -1