




COMP303 - Computer Architecture

Combinational Logic & Computer Arithmetic Review

Combinational Logic Review




AND gate

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1



OR gate

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1




NOT gate

A	F
0	1
1	0


Truth table

Logic symbol



NAND gate

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0



NOR gate

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0



XOR gate


A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

Logic symbol

Truth table

Combinational Logic Review

- Input = 4-bit number
Output = 1 if primary
0 otherwise



0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0



Shift Operations

- The MIPS architecture defines various shift operations:
 - (a) `sll r1, r2, 3` `r2 = 10101100` (shift left logical)
 `r1 = 01100000`
 - shift in zeros to the least significant bits
 - (b) `srl r1, r2, 3` `r2 = 10101100` (shift right logical)
 `r1 = 00010101`
 - shift in zeros to the most significant bits
 - (c) `sra r1, r2, 3` `r2 = 10101100` (shift right arithmetic)
 `r1 = 11110101`
 - copy the sign bit to the most significant bits
- There are also versions of these instructions that take three register operands.



Logical Operations

- In the MIPS architecture logical operations (and, or, xor) correspond to bit-wise operations.

(a) and r1, r2, r3 r3 = 1010 (r1 is 1 if r2 and r3 are both one)

r2 = 0110

r1 = 0010

(b) or r1, r2, r3 r3 = 1010 (r1 is 1 if r2 or r3 is one)

r2 = 0110

r1 = 1110

(c) xor r1, r2, r3 r3 = 1010 (r1 is 1 if r2 and r3 are different)

r2 = 0110

r1 = 1100

- Immediate versions of these instructions are also supported.



Two's Complement Negation

- To negate a two's complement integer, invert all the bits and add a one to the least significant bit.
- What are the two's complements of

$$\begin{array}{rcl} 6 = 0110 & \xrightarrow{\quad} & 1001 \\ & + & 1 \\ \hline & & 1010 = -6 \end{array}$$

$$\begin{array}{rcl} -4 = 1100 & \xrightarrow{\quad} & 0011 \\ & + & 1 \\ \hline & & 0100 = 4 \end{array}$$

Two's Complement Subtraction

- To subtract two's complement numbers we first negate the second number and then add the corresponding bits of both numbers.

- $A - B = A + (2^n - B)$
$$\begin{array}{r} 0110 \quad (6) \\ + 1100 \quad (-4) \\ \hline 1\ 0010 \end{array}$$

- For example:

$$\begin{array}{r} 3 = 0011 \\ - 2 = 0010 \\ \hline \end{array} \quad \longrightarrow \quad \begin{array}{r} 3 = 0011 \\ + -2 = 1110 \\ \hline 1 = 0001 \end{array}$$



Overflow

- When adding or subtracting numbers, the sum or difference can go beyond the range of representable numbers.

- This is known as overflow. For example, for two's complement numbers,

$$5 = 0101 \quad -5 = 1011$$

$$+ 6 = 0110 \quad + -6 = 1010$$

$$-5 = 1011 \quad 5 = 0101$$

- Overflow creates an incorrect result that should be detected.



2's Comp - Detecting Overflow

- When adding two's complement numbers, overflow will only occur if
 - the numbers being added have the same sign
 - the sign of the result is different

- If we perform the addition

$$\begin{array}{r} a_{n-1} a_{n-2} \dots a_1 a_0 \\ + b_{n-1} b_{n-2} \dots b_1 b_0 \\ \hline = s_{n-1} s_{n-2} \dots s_1 s_0 \end{array}$$

- Overflow can be detected as

$$V = a_{n-1} \cdot b_{n-1} \cdot \overline{s_{n-1}} + \overline{a_{n-1}} \cdot \overline{b_{n-1}} \cdot s_{n-1}$$


- Overflow can also be detected as

$V = c_n \otimes c_{n-1}$, where c_{n-1} and c_n are the carry in and carry out of the most significant bit.

Full Adder

- A fundamental building block in the ALU is a full adder (FA).
- A FA performs a one bit addition.

$$a_i + b_i + c_i = c_{i+1}S_i$$





Full Adder Logic Equations

- s_i is '1' if an odd number of inputs are '1'.
- c_{i+1} is '1' if two or more inputs are '1'.

a_i	b_i	c_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$s_i = \bar{a}_i \bar{b}_i c_i + \bar{a}_i b_i \bar{c}_i + a_i \bar{b}_i \bar{c}_i + a_i b_i c_i$$

$$s_i = a_i \otimes b_i \otimes c_i$$


$$c_{i+1} = \bar{a}_i b_i c_i + a_i \bar{b}_i c_i + a_i b_i \bar{c}_i + a_i b_i c_i$$

$$c_{i+1} = a_i b_i + a_i c_i + b_i c_i$$

$$c_{i+1} = a_i b_i + c_i(a_i + b_i)$$

$$c_{i+1} = a_i b_i + c_i(a_i \otimes b_i)$$

Larger Adders




Full Adder Design

- One possible implementation of a full adder uses nine gates.

$$s_i = a_i \oplus b_i \oplus c_i$$


$$c_{i+1} = a_i b_i + c_i(a_i \oplus b_i)$$

$$a_i \oplus b_i = (a_i + b_i) \overline{a_i b_i}$$



ALU Interface

- We will be designing a 1-bit ALU with the following interface.




Z = 1, if Result=0
V = 1, if Overflow
C₁ = 1, if Carry-Out


ALUOp	Function
000	AND
001	OR
010	ADD
110	SUBTRACT
111	XOR

1-Bit ALU

- The full adder, an xor gate, and a 4-to-1 mux are combined to form a 1-bit ALU.



ALUOp	Function
000	AND
001	OR
010	ADD
110	SUBTRACT
111	XOR




1-bit ALU for MSB

- The ALU for the MSB must also detect overflow and indicate the sign of the result.


$$V = c_n \otimes c_{n-1}$$

$$set = (A < B)$$



Multiplexers

Fig 9-1. 2-to-1 Multiplexer and Switch Analog




logic equation for the 2 - to -1 MUX

$$Z = A' I_0 + A I_1$$

Multiplexers

Fig 9-2. Multiplexer (2)




logic equation for the 8 - to - 1 MUX

$$Z = A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3 \\ + AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7$$

Multiplexers

Fig 9-3. Logic Diagram for 8-to-1 MUX





Assembly Example

```
.data
str1:    .ascii "\nEnter a number for summation:"
str2:    .ascii "Sum of numbers entered = "

.text
.globl main

main:
    li $t0, 0

loop:
    li      $v0, 4           # system call code for print_str
    la      $a0, str1       # address of string to print
    syscall

    li      $v0, 5           # system call code for read_int
    syscall                 # read int

    add     $t0, $t0, $v0
    bne     $v0, $zero, loop

    li      $v0, 4           # system call code for print_str
    la      $a0, str2       # address of string to print
    syscall

    li      $v0, 1           # system call code for print_int
    move    $a0, $t0        # move the result in $a0
    syscall                 # print it
```